Alternative Timing In Digital Logic