Efficient Hardware Architectures For Generalized Integrated Interleaved Codes