Post-Layout Evaluation Of Adiabatic Logic For Energy Efficiency And Cpa Resistance